Class Co-ordinator: Ms. Y.C.Kavitha

wheatauditorSoftware and s/w Development

Oct 30, 2013 (3 years and 10 months ago)

79 views

P.E.S.I.T DEPT. OF TE


II

SEM

M.TECH

1
/
13
































































SL.

NO.


SUBJECTS

CODE

STAFF

PAGE NO

1.


LINEAR ALGEBRA

10EC046

Dr. KKG

2
-
3

2.


MODERN DSP

10EC123

Dr.BNK

4

3.


ADVANCED EMBEDDED
SYSTEMS

10EC118

Mr. PM

5
-
6

4.


ADVANCED
COMPUTER
ARCHITECTURE

10EC003

Ms. BVK

7
-
9

5.


WIRELESS & MOBILE
NETWORKS

10EC131

Ms. YCK

10
-
13



Class Co
-
ordinator: Ms. Y.C.Kavitha





M.T
ech.

II

Sem

Question Bank

INDEX


P.E.S.I.T DEPT. OF TE


II

SEM

M.TECH

2
/
13



LINEAR ALGEBRA


QUESTION BANK


Subject Code :
10EC046



Faculty:
Dr. KKG


A Bank of Problems for Assignments


Linear Equations:

(a)

Reference 1:

Chapter 1:

Exercise 1.1: 1 through 22; Exercise 1.2: 1 through 20; Exercise 1.3: 1 through 22; Exercise
1.4: 1 through 15; Exercise 1.5: 1 through 22; Exercise 1.7: 1 through 20.

Chapter 2:

Exercise 2.1: 1 through 14; Exercise 2.2: 1 through 24; Exercise 2.3: 1 through 14; Exercise
2.5: 1 through 20

(b)

Reference 2:

Chapter 1:

Exercise 1 (p. 5): 2, 3, 4, 6; Exercise 2 (pp. 10
-
11): 1, 2, 3, 4, 5; Exercise 3 (pp. 15
-
16): 1, 2,
4, 5, 6, 7; Exerc
ise 4 (p. 21): 1, 2, 3, 4, 5; Exercise 5 (pp. 26
-
27): 1, 2, 3, 4, 5, 6, 7.


Vector Spaces:

(a)

Reference 1:

Chapter 2:

Exercise 2.8: 1 through 20.

Chapter 4:

Exercise 4.1: 1 through 20; Exercise 4.2: 1 through 24; Exercise 4.3: 1 through 20; Exercise
4.4: 1 t
hrough 22; Exercise 4.5: 1 through 18.

(b)

Reference 2:

Chapter 1:

Exercise 1 (p. 5): 1, 5, 7.

Chapter 2:

Exercise 1 (pp. 33
-
34): 1, 2, 3, 4, 5, 6, 7. Exercise 2 (pp. 39
-
40): 1, 2, 3, 4, 5, 6. Exercise 3
(pp. 48
-
49): 1, 2, 3, 4, 5, 6, 7. Exercise 4 (pp. 54
-
55): 1, 2, 3, 4, 5, 6. Exercise 5 (p. 66): 1, 2, 3, 4,


Linear Transformations:

(a)

Reference 1:

Chapter 1:

Exercise 1.8: 1 through 20; Exercise 1.9: 1 through 20

Chapter 4:

Exercise 4.7: 1 through 10;

(b)

Reference 2:

Chapter 3:

Exercise 1 (pp. 73
-
74): 1, 2,

3, 4, 5, 6, 7. Exercise 2 (pp. 83
-
84): 1, 2, 3, 4, 5, 6, 7. Exercise 3
(pp. 85
-
86): 1, 2, 3, 4. Exercise 4 (pp. 95
-
96): 1, 2, 3, 4, 5, 6.


Canonical Forms:

(a)

Reference 1:

Chapter 5:

Exercise 5.1: 1 through 20; Exercise 5.2: 1 through 20; Exercise 5.3: 1 through 20; Exercise
5.4: 1 through 18; Exercise 5.5: 1 through 20;


P.E.S.I.T DEPT. OF TE


II

SEM

M.TECH

3
/
13



(b)

Reference 2:

Chapter 4:

Exercise (pp. 126
-
127): 1, 2, 3, 4.

Chapter 6:

Exercise 1 (pp. 189
-
190): 1, 2, 3, 4, 5
, 6, 7, 8. Exercise 2 (pp. 197
-
198): 1, 2, 3, 4, 5, 6, 7.
Exercise 3 (pp. 205
-
206): 1, 2, 3, 4, 5, 6, 7. Exercise 4 (p. 208): 1, 2, 3, 4. Exercise 5 (p. 213): 1, 2, 3, 4,
5, 6, 7, 8. Exercise 6 (pp. 218
-
219): 1, 2, 3, 4, 5, 6. Exercise 7 (pp. 225
-
226): 1,

2, 3, 4, 5.

Chapter 7:

Exercise 1 (pp. 230
-
231): 1, 2, 3. Exercise 2 (pp. 241
-
244): 1, 2, 3, 4, 7. Exercise 3 (pp. 249
-
251): 1, 2, 3, 4, 5, 6, 7, 8.


Inner Product Spaces:

(a)

Reference 1:

Chapter 6:

Exercise 6.1: 1 through 20; Exercise 6.2: 1 through 20; Exercise 6.3: 1 through 20; Exercise
6.4: 1 through 16; Exercise 6.5: 1 through 16; Exercise 6.7: 1 through 20.

Chapter 7:

Exercise 7.1: 1 through 22; Exercise 7.2: 1 through 15; Exercise 7.3: 1 thr
ough 10; Exercise
7.4: 1 through 13.

(b)

Reference 2:

Chapter 8:

Exercise 1 (pp. 275
-
277): 1, 2, 4, 6, 8. Exercise 2 (pp. 288
-
290): 1, 2, 3, 4, 5, 6, 7, 8.
Exercise 3 (pp. 308
-
311): 1, 2, 4, 5, 6,






******












P.E.S.I.T DEPT. OF TE


II

SEM

M.TECH

4
/
13


MODERN DIGITAL SIGNAL PROCESSING







QUESTION BANK


Subject Code:10EC123








Faculty: Dr. BNK







A Bank of Problems


Chapter 2:

Problems 2.1, 2.2, 2.3, 2.4, 2.5, 2.6, 2.7, 2.8 2.9, 2.10

Chapter 3:

Problems 3.2, 3.4, 3.5, 3.7, 3.9, 3.11, 3.12, 3.14, 3.15, 3.16, 3.17, 3.18, 3.19, 3.26, 3.27, 3.30

Chapter 4:

4.1, 4.3, 4.4, 4.5, 4.6, 4.8, 4.9, 4.10, 4.11, 4.12, 4.14, 4.15, 4.16, 4.17, 4.18, 4.19


Chapter 5:

Problems 5.1, 5.2, 5.4, 5.5, 5.6, 5.9, 5.11,
5.14, 5.15, 5.16, 5.17, 5.18

Chapter 6:

Problems 6.1, 6.2, 6.3, 6.4, 6.5, 6.6, 6.7, 6.9, 6.11, 6.12, 6.13, 6.14

Chapter 7:

Problems 7.1, 7.2, 7.3, 7.4, 7.6, 7.7, 7.8, 7.9, 7.10, 7.11, 7.14


Chapter 8:

Problems 8.1, 8.2, 8.3, 8.4, 8.5, 8.6, 8.7, 8.8, 8.9, 8
.10, 8.11, 8.12


The above problems are selected from the prescribed text book:


Roberto Cristi, “
Modern Digital Signal Processing
”, Cengage Publishers, India, (erstwhile Thompson Publications),
2003
.




******




P.E.S.I.T DEPT. OF TE


II

SEM

M.TECH

5
/
13



ADVANCED EMBEDDED SYSTEMS


Question Bank

Subject Code:
10EC118

Faculty:
Mr.

PM




1.

What are the properties of real time systems? How are real time systems classified?

2.

What are the different hardware
components needed in a real time embedded system? Explain with an
example.

3.

What are device drivers? Explain their application in system design.

4.

Distinguish between Traps, Interrupts and Exceptions. How are the three handled in real time embedded
systems?

5.

C
ompare different processor architectures for real time embedded system design.

6.

How are IO operations handled by embedded processors?

7.

Explain the difference between OS and RTOS. What are the different software architectures suitable for real
time systems?

8.

Explain the different approaches to CPU scheduling in real time OS. Comment upon the suitability of them for
process, task and thread scheduling.

9.

What is the need for synchronization between process, tasks and threads? What are the various methods of
synch
ronization?

10.

Explain segmentation in memory management. What are the approaches followed by different processors for
implementation of segmentation.

11.

Explain how pipelines, message queues and mail boxes can be used for inter
-
process synchronization.

12.

Explain
cache organization. What are the different address translation mechanisms used for mapping
addresses to cache locations.

13.

Compare the tools needed for verification, validation and testing of embedded systems.

14.

What are the approaches to double buffering in r
eal time embedded systems?

15.

Explain state transition diagram of RTOS.

16.


What are the rules to decide reentrancy of a function? Explain due to which rule the following function is not
reentrant?

int cErrors;

viod vcountErrors(int cNewError)

{

cErrors += cNewE
rror;

17.

Can this function be made reentrant by using semaphore? Justify.

18.

Write short notes on :

i) Semaphores protecting data

ii) Deadly embrace

iii) Multitasking & Multithreading



P.E.S.I.T DEPT. OF TE


II

SEM

M.TECH

6
/
13


19.

Answer the following questions:

i) How scheduler does know that a task is bl
ocked or unblocked?

ii) What happens if all the tasks are blocked?

iii) What happens if two tasks with same priority are ready?

20.

How does an RTOS semaphore protect data? Explain by giving example.

21.

Where do you need to take & release semaphores in the follow
ing code to make the function reentrant?

Static int iValue;

Int iFixValue(int iParam)

{int iTemp;

iTemp = iValue;

iTemp += iParam * 17;

If (iTemp > 4922)

iTemp = iParam;

ivalue = itemp;

iParam = iTemp + 179;

If (iParam < 2000)

return 1;

Else

Return 0;

}

22.

Explain memory management system of multitasking RTOS.

23.


Explain state transition diagram of RTOS.also explain what a scheduler is & how it manages these different
tasks

24.

Explain how a typical binary semaphore works? Give example.

25.

Is it possible to use semap
hores in place of RTOS events services for the same purpose? Justify your answer
by writing pseudo code for given situation by using events & writing the same code by using semaphores.

26.


Draw the tool chain for building embedded software and explain.

27.


Expla
in host and target machines for Embedded System with Reference to cross
-
assemblers, cross compilers.

28.


Explain how linker/locator of Embedded System helps in address resolution.

29.

Why host machine is needed for developing software for Embedded Systems?

30.

Write
short notes on:
-

a) In
-
circuit
-
emulator.

b) Host machine.

c) Target machine

d) Emulator ROM.

e) Flash memory.

e) Cross compiler.

g) Cross assembler.

h) Locator





******

P.E.S.I.T DEPT. OF TE


II

SEM

M.TECH

7
/
13


ADVANCED
COMPUTER ARCHITECTURE

QUESTION BANK


Subject

Code: 08EC003
Faculty
: Ms. B.V.K






1.

What are the elements of modern computer and explain with a neat sk
etch.

2.

Give Flynn’s classification of various computer architectures. Clearly explain the features of each with
conceptual diagrams.

3.

Differentiate between implicit and explicit parallelism with a neat sketch.

4.

Explain UMA, NUMA and COMA Model of Shared
-
Memor
y Multiprocessors with a neat diagram.

5.

Explain the architecture of vector super computer with a neat diagram.

6.

SIMD machines can be used as supercomputers, justify with an example.

7.


A 40 MHz processor was used to execute a benchmark program with the follow
ing instruction mix and clock
counts:

8.


Instruction type

Instruction count

Clock cycle count

Integer arithmetic

45000

1

Data transfer

32000

2

Floating point

15000

2

Control transfer

5

2


Determine the effective CPI, MIPS rate and execution time.


9.

With
respect to dependencies between instructions, discuss the following:

i.

Data dependence

ii.

Control dependence

iii.

Resource dependence


9 Explain the following:

i.

Software Parallelism

ii.

Hardware Parallelism


10 Draw the data dependency graph for the f
ollowing.


S1: Load R1, 1024


S2: Load R2, M(10)


S3: Add R1, R2


S4: Store M(1024), R1


S5: Store M((R2)), 1024



11 Explain Bernstein’s conditions with an example.


12 Explain the levels of parallelism in program execution in modern computers.


13 Explain the MIT tagged
-
token dataflow computer.

P.E.S.I.T DEPT. OF TE


II

SEM

M.TECH

8
/
13



14 Differentiate between control flow, data fl
ow computers and demand driven
computers.


15 What are the factors that effect the performance of interconnection network.


16 Explain static connection network.


17 Discuss the typical bus conne
cted multiprocessor system. Explain its functional parts.


18 Write 8x8 omega network using 2x2 switches array having the following inputs and outputs


Inputs: 0,1,2,3,4,5,6,7


Outputs: 1,0,3,2,5,4,7,6.


19 Differentiate betw
een bus system, multistage network and crossbar switch.


20 Derive Amdahl’s Law for fixed work load.


21 Define the following terms:

i.

Efficiency,

ii.

Redundancy and Utilization,

iii.

Quality of Parallelism


22 Define the following terms w.r.t.
instruction pipeline:

i.

Instruction pipeline cycle

ii.

Instruction issue latency

iii.

Instruction issue rate

iv.

Simple operation latency

v.

Resource conflicts


23 Differentiate between CISC and RISC processors.


24 With a neat diagram explain the architecture of VAX 8600


25 With a neat diagram explain the architecture of MC68040 processor


26 Explain SPARC architecture with a neat diagram.


27 With a neat diagram explain the architectur
e of IBM RS/6000 processor


28 Explain pipelining in superscalar processors.


29 Explain the principle of VLIW processors and compare them with superscalar processors.


30 With the schematic diagram explain the functional o
peration of i860 RISC processors


31 Differentiate between asynchronous and synchronous models of linear pipeline processors


32 Define the following for the pipeline model:

i.

Clock skewing

ii.

Speedup factor

iii.

Efficiency

iv.

Throughput


33


Explain
Tomasulo’s algorithm with an example


34


Explain how data hazard can be overcome with dynamic scheduling in ‘Score
-
boarding’ technique, giving a
suitable example program.


35 Differentiate between a carry
-
propagate adder (CPA) and a carry
-
save a
dder(CSA)


36 Explain pipelined floating
-
point unit of the Motorola MC68040 processor


37 Explain the pipeline unit for fixed point multiplication of 8
-
bit integers.



P.E.S.I.T DEPT. OF TE


II

SEM

M.TECH

9
/
13



38

Explain the following terms:


(i) Miss rate (ii) Miss penalty (iii) H
it time (iv) Direct mapping


(v) Associative mapping with respect to cache


39

Explain different techniques to reduce miss rate of cache.


40

Explain different techniques to reduce miss penalty of cache.









******
































P.E.S.I.T DEPT. OF TE


II

SEM

M.TECH

10
/
13



WIRELESS AND MOBILE NETWORKS

QUESTION BANK

Subject

Code :10EC131









Faculty
: Ms.
Y.C
.K





1.
Describe the evolution of wireless and radio
communication systems.


2.

Describe the wireless communication system and its components.


3.
Discuss the limitations of wireless communications?


4.
Discuss on various types of wireless communication systems.


5.

Give the classification of wireless networks.


6.
Write note on wireless networks.


7.

Briefly explain wireless body area networks.


8.
What are wireless personal area networks?


9)

Write a note on wireless local area networks


10.
Discuss
metropolitan area networks?


11.

Explain wireless wide area networks?


12.
Differentiate between WBAN,WPAN,WLAN,WMAN,WWAN.


13.
Explain the data switching technologies used in communications.


14.
What is mobility management?


15
.Mention the differ
ent issues in wireless networks.


16.
Compare the wireless standards used for wireless networks.


17.
What is wireless body area network?


18.

Explain the properties of wireless body area network?


19.
Discuss the architecture of WBAN.


20.
What are
the network components of a WBAN?explain.


21
.Discuss the design issues of a WBAN.

P.E.S.I.T DEPT. OF TE


II

SEM

M.TECH

11
/
13



22
.Explain the physical layer techniques of the WBAN.



23
.Discuss the function of the data link layer in WBAN.


24
.What is scheduled protocol of a WBAN? Explain wit
h an example.


25
.Classify the WBAN routing protocols.


26
. In brief explain the LEACH protocol.



27
.Explain Bluetooth,with its master and slave transmission configuration .


28
.What is Zigbee?explain the slotted channel structure of IEEE 802.15.4


29
.List the WBAN applications.


30.
Explain the master slave configuration of WPAN architecture.


31
.In detail explain the requirements of WPAN devices.


32
.Explain the Zigbee network topologies.


33.
In brief explain the applications of WPAN.



34.
Discuss the Zigbee stack architecture
.


35.
A Bluetooth piconet master has four slaves and communicates using ACL links.slaves.Want to


communicate with the master at different intervals of time.Draw the timing Diagram for master slave


Communication.


36
.Consider two independent Bluetooth piconets where a slave in piconet 1 is sending Packet to the


master with DH1 packet format using ACL link.What is the supported Maximum rate of the user from


slave to master
direction?


37.
Explain infrastructure based WLAN with network components.


38

Discuss the design requirements of WLAN.


39
Mention the working groups of IEEE 802.11.


40.
Give the features of 802.11e and 802.11f.


41.
Explain the IEEE802.11p

42
.Discuss the
applications of WLAN.

P.E.S.I.T DEPT. OF TE


II

SEM

M.TECH

12
/
13


43.
A data file transfer time in 802.11 WLAN is 35ms,which is operating at 1.75mbps.what Is the data file


Size?

44.
The data file size 85Kb takes 25ms to transfer in 802.11based WLAN.Find the data rate of 802.11



WLAN.

45.
Briefly explain about WiMAX and WiBro
.

46.
Explain IEEE 802.16 standard.

47.
Compare IEEE 802.16 standards.

48
.What are the advantages of IEEE 802.16?

49
.Discuss WiMAX network architecture.

50
.Discuss the mobility support issue of the WiMAX.

51
.Expl
ain the IEEE 802.16 communication protocol stack.

52
.Discuss the applications of WiMAX.

53
.A WiMAX network using IEEE 802.16 has a channel width of 35mhz.how many bps can sent to a


Subscriber station?

54
.Discuss cellular networks.

55.
Discuss the
principles of cellular networks
.

56.
Explain how handoff and new calls will be handled in cellular networks
.

57.
Explain the routing concept in cellular networks
.

58.
Give the salient features of a satellite network
.

59.
Differentiate between WLAN and WWAN
.

60
.
Write a note on WWAN applications
.

61.
Explain wireless internet.

62.
In a cellular network with hexagonal shaped cells, if 635 frequencies are available,how many can be


Used in a given cell?

63
.A cellular network consists of 32 cells with each hexago
nal cell area of 1.8km
2.
the total number of


Radio channels allotted is 184.find the total channel capacity of the network if:
a
. N=4 b. N=5. C. N=7. d. N=12
where N denotes cell reuse.

64.
Write a note on wireless adhoc networks
.

65.
What are the fe
atures of wireless adhoc networks?

66.
Explain the advantages of wireless adhoc networks
.

67.
Discuss the applications of wireless adhoc networks
.

68.
Explain the network architecture of MANNETS
.

69.
What are the characteristics of MANETS?

70

Explain the applications of MANNETS.

71
.Write a note on wireless sensor network.

72
.Discuss the applications of VANETS.

73
.What is wireless mesh network?

74
.Discuss the VANNET network architecture.

75.
Explain the standards ofWMN.

76
.Explain the characters
tics of WMN.

77
.What is radio resource management ?

78
.Discuss the channel allocation issues in wireless networks.

79
.Discuss error control coding in wireless networks.

80
.Discuss congestion control.

P.E.S.I.T DEPT. OF TE


II

SEM

M.TECH

13
/
13


81
.Discuss the traffic modeling issues.

82
.Write a note
on network measurements.

83.Write a note on routing issues in wireless networks.

84
.Mention the mobility management issues in wireless networks.

85
.Discuss the flow control issues in wireless networks.

86.Write a note on Qos in wireless networks.

87
.Mentio
n the issues related to Qos provisioning in wireless networks.









******