The following prior art are not eligible for the Reward or profit ...

jumentousklipitiklopΛογισμικό & κατασκευή λογ/κού

30 Οκτ 2013 (πριν από 3 χρόνια και 9 μήνες)

72 εμφανίσεις



The following prior art are not eligible for the Reward or profit sharing points:



U.S. Patent No. 3,418,638



U.S. Patent No. 3,470,540



U.S. Patent No. 3,916,383



U.S. Patent No.
3,962,706



U.S. Patent No. 4,004,283



U.S. Patent No. 4,050,058



U.S. Patent No. 4,136,383



U.S. Patent No. 4,172,281



U.S. Patent No. 4,199,811



U.S. Patent No. 4,296,469



U.S. Patent No. 4,332,008



U.S. Patent No. 4,333,208



U.S. Patent No. 4,342,082



U.S. Pate
nt No. 4,384,324



U.S. Patent No. 4,395,758



U.S. Patent No. 4,454,578



U.S. Patent No. 4,507,728



U.S. Patent No. 4,509,116



U.S. Patent No. 4,514,803



U.S. Patent No. 4,539,635



U.S. Patent No. 4,577,282



U.S. Patent No. 4,591,982



U.S. Patent No. 4,594,660



U.S. Patent No. 4,597,044



U.S. Patent No. 4,641,275



U.S. Patent No. 4,683,547



U.S. Patent No. 4,689,738



U.S. Patent No. 4,705,344



U.S. Patent No. 4,736,288



U.S. Patent No. 4,766,564



U.S. Patent No. 4,766,566



U.S. Patent No. 4,811,210



U.S. Patent No. 4,83
1,519



U.S. Patent No. 4,859,012



U.S. Patent No. 4,903,196



U.S. Patent No. 4,942,547



U.S. Patent No. 5,278,840



European Patent Application Publication No. 0086307
-
A2



European Patent Application Publication No. 0154051
-
A1



A. S. Bergendahl
, et al., "Thick Film Stripline Micro Transmission Lines for Wafer Scale
Integration," Third Int'l Symposium on Very Large Scale Integration Science and Technology,
eds. W. M. Bullis and S. Broydo, Proceedings vol. 85
-
5, The Electrochemical Society,
Pennin
gton, NJ, p. 175 (May 1985)



Alan E. Charlesworth, "An Approach To Scientific Array Processing: The Architectural Design of
ohe AP 120B/FPS 164 Family," Computer, IEEE, pp. 18
-
27 (September 1981)



Anis Husain, "Optical Interconnect of Digital Integrated Circ
uits and Systems," SPIE Proceedings,
vol. 466
-
02, (January 1984)



B. K. Gilbert and K. J. Schwab, "Will present design approaches fulfill performance requirements
for high clock rate digital signal processors based on GaAs?," SPIE Proceedings 466
-
01,
(Janua
ry 1984)





Barry A. Maskas, "Developing the MicroVAX II CPU Board," MicroVAX II System, Digital
Technical Journal of Digital Equipment Corporation, No. 2, pp. 37
-
47 (March 1986)



Charles E. McDowell, "A Simple Architecture for Low Level Parallelism," Proc. 19
83, IEEE Int'l
Conference on Parallel Processing, pp. 472
-
477 (1983)



Cray Research, Inc., "Cray
-
1 Computer System Hardware Reference Manual, Pub. No. 2240004,
Rev. C" (1977)



D. W. Anderson, et al., "The IBM System/360 Model 91: Machine Philosophy and
Instruction
-
Handling," IBM Journal of Research and Development, pp. 8
-
24 (January 1967)



Daniel P. Siewiorek et al., "Computer Structures: Principles and Examples," McGraw
-
Hill Book
Co., pp. 4
-
8, 581
-
586 (1982)



Daniel W. Dobberpuhl, et al., "The MicroVAX 78
032 Chip, A 32
-
Bit Microprocessor," MicroVAX II
System, Digital Technical Journal of Digital Equipment Corporation, No. 2, pp. 12
-
23 (March
1986)



David A. Patterson, "Reduced Instruction Set Computers," Communications of the ACM, Vol. 28,
No. 1, pp 1
-
21 (J
anuary 1985)



Edward R. Caudel et al., "A Chip Set For Audio Frequency Digital Signal Processing,"
Proceedings, IEEE International Conference on Acoustics, Speech, and Signal Processing, pp.
1065
-
1068 (1982)



F. J. Henley, "Functional Testing and Failure Ana
lysis of VLSI Using a Laser Probe," Proceedings
of Custom Integrated Circuits Conference (May 1984)



G. L. Craig et al., "PIPE: A High Performance VLSI Processor Implementation," Journal of VLSI
and Computer Systems, Vol. 2, Issue 1
-
2 (June 1987)



Gary J. Nu
tt, "The Architecture Of A Multi Associative Processor," CU
-
CS
-
070
-
75, University of
Colorado at Boulder (June 1975)



Harold Lorin, "Introduction to Computer Architecture and Organization," John Wiley & Sons, pp.
299
-
301 (1982)



Honeywell, "Level 6 Minicompu
ter Systems Handbook," Series 60, Level 6 (October 1978)



IBM Corporation, "IBM System/360 Principles of Operation," Form A22
-
6821
-
1, File No. S360
-
01,
IBM Systems Reference Library, (June 1964)



J. E. Thornton, "Design of a Computer: The Control Data 6600,
" Scott Foresman and Co. (1970)



J. W. Goodman, et al., "Optical Interconnections for VLSI Systems," Proceedings of IEEE, 72,
850 (1984)



James E. Smith, "Decoupled Access/Execute Computer Architectures," ACM Transactions on
Computer Systems, Vol. 2, No. 4
(November 1984)



Joan M. Pendleton et al., "A 32 bit Microprocessor For Smalltalk," IEEE Journal of Solid
-
State
Circuits, Vol. 5c
-
21, No. 5 (October 1986)



John L. Hennessy, "VLSI Processor Architecture," IEEE Transactions on Computers, Vol. C
-
33,
No. 12, pp

1221
-
1246 (December 1984)



Joseph W. Goodman et al., "Optical Interconnections for VLSI Systems,
"
Proceedings of the
IEEE, VOL. 72, NO. 7, pp 850
-
866 (July 1984)



K. J. Burkhardt & J. J. DeSanto, "The Modular Logic Machine Design System For Loosely
Coupled
Systems," Proceedings of the 1977 Annual Conference, pp. 365
-
371 (January 1977)



Kai Hwang & Zhiwei Xu, "Remps: A Reconfigurable Multiprocessor for Scientific
Supercomputing," Proceedings of the 1985 International Conference on Parallel Processing, pp.
102
-
111 (August 1985)



L. A. Bergman, et al., "Applications and Design Considerations for Optical Interconnects in VLSI,"
SPIE, vol. 625, pp. 117
-
126 (1986)



L. A. Bergman, et al., "Holographic Optical Interconnects for VLSI", Optical Engineering, vol. 25,
No. 1
0, pp. 1109
-
1118. (October 1986)



M. G. Buehler, et al., "Parameter Extraction from Spaceborne MOSFETS," IEEE Trans. on Nucl.
Sci. (December 1985)



N. C. Gallagher, Jr. et al., "Binary Phase Digital Reflection Holograms: Fabrication and Potential
Application
s," Applied Optics, vol. 16, p. 413 (1977)





Nelson Castro Machado, "An Array Processor With A Large Number Of Processing Elements,"
University of Illinois at Urbana
-
Champai gn (1972)



P. Cooke, "An introduction to microprocessors and their application," Journ
al Of Medical
Engineering & Technology, Vol. 7, No. 6, pp. 296
-
299 (Nov/Dec 1983)



P.S. Ho, "Some basic problems in VLSI interconnect," Third Int'l Symposium on Very Large Scale
Integration Science and Technology, eds. W. M. Bullis and S. Broydo, Proceeding
s vol. 85
-
5, The
Electrochemical Society, Pennington, NJ, p. 146 (May 1985)



R. M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM Journal of
Research and Development, pp. 25
-
33 (January 1967)



Ramon Acosta, et al., "An Inst
ruction Issuing Approach to Enhancing Performance in Multiple
Functional Unit Processors," IEEE Transactions on Computers, vol. C
-
35, no. 9, pp. 815
-
828,
(September 1986)



Ravinder

K. Jain, "Switching Characteristics of Logic Gates Addressed by Picosecond Light
Pulses," IEEE Journal Quantum Electr, QE
-
19, 658 (1983)



Raymond K. Kostuk, et al., "Optical Imaging applied to microelectronic chip
-
to
-
chip
interconnections, " App. Opt. 24,
2851 (1985)



Robert M. Keller, "Look
-
Ahead Processors," Computing Surveys, Vol. 7. No.4 (December 1975)



S. F. Anderson, et al., "The IBM System/360 Model 91: Floating
-
Point Execution Unit," IBM
Journal of Research and Development, pp. 34
-
53 (January 1967)



S
. H. Lee and J. Leger, "Signal Processing Using Hybrid System," Ch. 4 in Application of Optical
Fourier Transforms, Ed. H. Stark, Academic Press (1982)



Steve Ciarcia, "Build Your Own Z80 Computer: Design Guidelines And Application Notes," Byte
Books (1981)



Texas Instruments, Digital Signal Processing Applications With The TMS320 Family: Theory,
Algorithms, And Implementations (1986)



Toshio Kondo, "An LSI Adaptive Array Processor," IEEE Journal Of Solid State Circuits, Vol. SC
-
18, No. 2, pp. 147
-
156 (April 1
983)



Vason P. Srini and Jorge F. Asenjo, "Analysis of Cray
-
1S Architecture," ACM SIGARCH
Computer Architecture News, v. 11 n. 3, p. 194
-
206, (June 1983)



W. H. Wu, et al., "Implementation of Optical Interconnections for VLSI", IEEE Transactions on
Electro
n Devices, vol. ED
-
34, No. 3, pp. 706
-
126. (March 1987)



Wen
-
mei Hwu, et al., "HPSm, a High Performance Restricted Data Flow Architecture Having
Minimal Functionality," Proc. 13th IEEE Int'l Symposium on Computer Architecture, Vol. 14, No.
2, pp. 297
-
306 (J
une 1986)



William R. Bidermann et al., "The MicroVAX 78132 Floating Point Chip," MicroVAX II System,
Digital Technical Journal Of Digital Equipment Corporation, No. 2, pp. 24
-
36 (March 1986)



Yale N. Patt et al., "HPS, A New Microarchitecture: Rationale and

Introduction," Proc. Of The
18th Ann. Workshop on Microprogramming, pp. 103
-
108 (1985)